FAIRCHILD

## 100V N-Channel PowerTrench<sup>®</sup> MOSFET

### **General Description**


This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers.


These MOSFETs feature faster switching and lower gate charge than other MOSFETs with comparable  $R_{\text{DS}(\text{ON})}$  specifications.

The result is a MOSFET that is easy and safer to drive (even at very high frequencies), and DC/DC power supply designs with higher overall efficiency.

### Features

- 22 A, 100 V.  $R_{DS(ON)} = 64 \text{ m}\Omega @ V_{GS} = 10 \text{ V}$  $R_{DS(ON)} = 71 \text{ m}\Omega @ V_{GS} = 6 \text{ V}$
- Low gate charge (28nC typical)
- Fast Switching
- High performance trench technology for extremely low R<sub>DS(ON)</sub>
- High power and current handling capability







### Absolute Maximum Ratings T<sub>A=25°C</sub> unless otherwise noted

Symbol	Parameter			Ratings	Units	
V <sub>DSS</sub>	Drain-Source Voltage			100		
V <sub>GSS</sub>	Gate-Source Voltage			±20		
l <sub>D</sub>	Continuous Drain Curren	t @T <sub>c</sub> =25°C	(Note 3)	22	А	
		Pulsed	(Note 1a)	75		
P <sub>D</sub>	Power Dissipation	@T <sub>c</sub> =25°C	(Note 3)	60	W	
		@T <sub>A</sub> =25°C	(Note 1a)	3.8		
		@T <sub>A</sub> =25°C	(Note 1b)	1.6		
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Ju	Operating and Storage Junction Temperature Range			°C	
TI						
	Thermal Resistance, Jun	ction-to-Case	(Note 1)	2.5	°C/W	
R <sub>θJC</sub>			( )	2.5 40		
R <sub>θJC</sub> R <sub>θJA</sub>	Thermal Resistance, Jun	ction-to-Ambien	t (Note 1a)	-	°C/W	
R <sub>θJC</sub> R <sub>θJA</sub> R <sub>θJA</sub>	Thermal Resistance, Jun Thermal Resistance, Jun	ction-to-Ambien ction-to-Ambien	t (Note 1a) t (Note 1b)	40	°C/W	
R <sub>0JC</sub> R <sub>0JA</sub> R <sub>0JA</sub>	Thermal Resistance, Jun Thermal Resistance, Jun Thermal Resistance, Jun <b>Thermal Resistance</b> , Jun <b>Be Marking and Or</b>	ction-to-Ambien ction-to-Ambien dering Inf	t (Note 1a) t (Note 1b)	40	°C/W ○C/W ○C/W Quantity	

©2001 Fairchild Semiconductor Corp.

Symbol	Parameter	Test	Conditions	Min	Тур	Max	Units
- Drain-So	ource Avalanche Ratings (Not	e 2)					
W <sub>DSS</sub>	Single Pulse Drain-Source Avalanche Energy	$V_{DD} = 50 \text{ V},$	I <sub>D</sub> = 5.4 A			175	mJ
AR	Maximum Drain-Source Avalanche Current					5.4	A
Off Char	acteristics						
BV <sub>DSS</sub>	Drain–Source Breakdown Voltage	$V_{GS} = 0 V$ ,	I <sub>D</sub> = 250 μA	100			V
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	$I_{D} = 250 \ \mu A, F$	Referenced to 25°C		78		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = 80 V$ ,				10	μA
I <sub>GSSF</sub>	Gate-Body Leakage, Forward	$V_{GS} = 20 V$ ,	$V_{DS} = 0 V$			100	nA
I <sub>GSSR</sub>	Gate–Body Leakage, Reverse	$V_{GS} = -20 V$	$V_{DS} = 0 V$			-100	nA
On Char	acteristics (Note 2)						
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D =$	= 250 μA	2	2.4	4	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient		Referenced to 25°C		-6.2		mV/°C
R <sub>DS(on)</sub>	Static Drain-Source On-Resistance	$V_{GS} = 10 V,$ $V_{GS} = 6 V,$ $V_{GS} = 10 V, I_D$	$I_D = 5.4 \text{ A}$ $I_D = 5.2 \text{ A}$ $= 5.4 \text{ A},  \text{T}_J = 125^{\circ}\text{C}$		44 47 88	64 71 135	mΩ
I <sub>D(on)</sub>	On-State Drain Current	$V_{GS}$ = 10 V,		20			А
<b>g</b> fs	Forward Transconductance		I <sub>D</sub> = 5.4 A		20		S
Dvnamic	Characteristics						
C <sub>iss</sub>	Input Capacitance	$V_{DS} = 50 V$ ,	$V_{GS} = 0 V,$		1514		pF
C <sub>oss</sub>	Output Capacitance	f = 1.0 MHz			82		pF
C <sub>rss</sub>	Reverse Transfer Capacitance				44		pF
Switchin	g Characteristics (Note 2)						
t <sub>d(on)</sub>	Turn-On Delay Time	$V_{DD} = 50 V,$	$I_{\rm D} = 1  {\rm A},$		11	20	ns
t <sub>r</sub>	Turn–On Rise Time	$V_{GS} = 10 V$ ,	$R_{GEN} = 6 \Omega$		6.5	15	ns
t <sub>d(off)</sub>	Turn–Off Delay Time				29	60	ns
t <sub>f</sub>	Turn–Off Fall Time				10	20	ns
Q <sub>g</sub>	Total Gate Charge	$V_{DS} = 50 V$ ,	I <sub>D</sub> = 5.4 A,		28	39	nC
Q <sub>gs</sub>	Gate–Source Charge	$V_{GS}$ = 10 V			6.2		nC
Q <sub>gd</sub>	Gate–Drain Charge				5.4		nC
Drain-Se	ource Diode Characteristics	and Maxim	um Ratings				
ls	Maximum Continuous Drain-Sourc		-			3.2	Α
V <sub>SD</sub>	Drain-Source Diode Forward Volta	ge $V_{GS} = 0 V$ ,	I <sub>S</sub> = 3.2 A (Note 2)		0.73	1.2	V
	of the junction-to-case and case-to-ambient then $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is deter a) $R_{\theta JA} = 40^{\circ}C/1$ $1in^2$ pad of 2	rmined by the user's N when mounted on	board design.	b) R <sub>eJ</sub> a		when mou	
		Scale 1 : 1 on l	etter size paper				
Pulse Test: Pu	lse Width < 300μs, Duty Cycle < 2.0%						
	ent is calculated as: $\sqrt{\frac{P_{D}}{R_{DS(ON)}}}$						





#### TRADEMARKS The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks. FAST<sup>®</sup> ACEx™ **OPTOPLANAR™** SuperSOT<sup>™</sup>-3 FASTr™ PACMAN™ SuperSOT<sup>™</sup>-6 Bottomless™ POP™ CoolFET™ FRFET™ SuperSOT<sup>™</sup>-8 CROSSVOLT™ SyncFET™ GlobalOptoisolator<sup>™</sup> PowerTrench<sup>®</sup> GTO™ TinyLogic™ DenseTrench™ QFET™ UHC™ HiSeC™ QS™ DOME™ **EcoSPARK**<sup>™</sup> **ISOPLANAR™** QT Optoelectronics<sup>™</sup> UltraFET<sup>®</sup> VCX™ E<sup>2</sup>CMOS<sup>™</sup> LittleFET™ Quiet Series<sup>™</sup> SILENT SWITCHER® EnSigna™ MicroFET™ FACT™ MICROWIRE™ SMART START™ Stealth™ OPTOLOGIC™ FACT Quiet Series™

### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### **PRODUCT STATUS DEFINITIONS**

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.
	•	Rev. H2